1. Introduction {#sec1}
===============

Due to current serious exiting challenges in conventional transistor technology, researchers are searching to find an alternative to this technology. Among these new technologies, quantum-dot cellular automata (QCA) are a suitable alternative that offers unique features such as small feature size and ultralow power consumption and can operate at THz frequencies and room temperature \[[@B1], [@B2]\].

The basic elements in QCA are cells; each cell is composed of two mobile electrons that are located in opposite corners according to columbic energy, resulting in two possible polarizations (*P* = +1, *P* = −1) as shown in [Figure 1(a)](#fig1){ref-type="fig"} \[[@B3]\].

Up to this time, many methods for fabrication of QCA basic cells are suggested such as metal island \[[@B4]\], magnetic \[[@B5]\], semiconductor \[[@B6]\], and molecular QCA \[[@B7]\]. As is discussed in \[[@B8]\], metal dot implementations have proven to be the most successful material systems which are based on single-electron transistors\' fabrication techniques. The magnetic implementation is firstly proposed by Cowburn\'s group and extended by the Porod group and the Bokar group. In the semiconductor physical implementation, the Cavendish group of Smith et al. proved QCA operation in GaAs/AlGaAs heterostructures with confining top-gate electrodes and the group of Kern et al. demonstrated a silicon QCA cell by employing an etching technique to form the dots. Furthermore, based on \[[@B8]\], the Fehlner and Lapinte groups have performed successful molecular synthesis in creating molecules that show the essential bistability.

According to the columbic interaction between electrons in neighboring cells, the basic logic gates in QCA circuits (inverter and majority gates) are constructed as shown in Figures [1(b)](#fig1){ref-type="fig"} and [1(c)](#fig1){ref-type="fig"}, respectively \[[@B10]--[@B11]\]. The logical functions of three-input majority gate and five-input majority gate \[[@B10]\] ([Figure 1(d)](#fig1){ref-type="fig"}) are $$\begin{matrix}
{M\left( A,B,C \right) = AB + BC + AC} \\
\end{matrix}$$ $$\begin{matrix}
{M\left( {A,B,C,D,E} \right) = ABC + ABD + ABE + ACD + ACE} \\
{\quad + ADE + BCD + BCE + BDE + CDE.} \\
\end{matrix}$$

This paper presents a new method to design well-organized QCA circuits that reduces the hardware requirements when compared to previously reported circuits. Multiplexer and Exclusive-or are the most significant components in logical systems, so these circuits are optimized based on this method.

The remainder of this paper is arranged as follows. In [Section 2](#sec2){ref-type="sec"}, a review on state-of-the-art designs is provided. [Section 3](#sec3){ref-type="sec"} introduces the new approach to implementing QCA-based structures and proposes efficient and feasible designs for multiplexer and Exclusive-or. In [Section 4](#sec4){ref-type="sec"}, we use simulation results obtained from QCADesigner tool to prove the functional correctness of our proposed designs and finally [Section 5](#sec5){ref-type="sec"} concludes the paper.

2. State-of-the-Art {#sec2}
===================

As mentioned earlier, the main purpose of this paper is to design two main structures for implementation of various logic circuits, so in this section previous designs are reviewed in order of 2-to-1 multiplexer and Exclusive-or.

2.1. Multiplexer {#sec2.1}
----------------

Multiplexers have a considerable role in the digital systems which allow us to select one of the input\'s flows for transmitting to the output. Whereas all the logic functions can be built by multiplexers, implementation of multi-input multiplexer in one layer is a remarkable subject. In conventional implementation of multiplexer, there are several structures that have been introduced in \[[@B12]--[@B25]\]; all these designs have tried to present improved structure rather than the other. These designs have been implemented using three three-input majority gates in different ways with different propagation delay and consumed cells according to the form of majority gate\'s concatenation. One of the best proposed structures in terms of complexity and latency is introduced in \[[@B20]\], as shown in [Figure 2(a)](#fig2){ref-type="fig"}. An innovative methodology for designing 2-to-1 multiplexer is introduced in \[[@B19]\]. This design has a modular structure that consists of several elementary blocks as illustrated in [Figure 2(b)](#fig2){ref-type="fig"}. It is noteworthy that the latency of the circuits in large scales has been diminished by utilizing the presented methodology.

These designs have been implemented according to the following equation: $$\begin{matrix}
{\text{Output} = \text{Maj}\left( {\text{Maj}\left( \text{Input}0,\overset{¯}{\text{Select}},0 \right),} \right.} \\
{\quad\quad\quad  \left. {\text{Maj}\left( {\text{Input}1,\text{select},0} \right),1\phantom{\left( {\text{Input}0,\overset{¯}{\text{Select}},0} \right),}} \right).} \\
\end{matrix}$$

2.2. Exclusive-or {#sec2.2}
-----------------

Due to the momentous usage of Exclusive-or component in various tasks such as parity checking and detection and correction mechanism in the receiver and sender units, designing an efficient and high speed Exclusive-or is one of the most important challenges in QCA studies. According to the position of the input signals in the Exclusive-or structure, most of the presented designs are implemented based on the multilayer or coplanar cross-over wiring. In \[[@B21], [@B22]\], useful implementations of XOR gate are presented which use coplanar cross-over wiring, as demonstrated in [Figure 3](#fig3){ref-type="fig"}. These designs have a similar 1.5 clock cycle delay for transmitting input signals to the output.

3. Proposed Designing Approach {#sec3}
==============================

The main building block of QCA circuits is majority gate and consequently the other logic circuits are implemented based on majority gate networks. In this section, we are going to propose a novel designing approach to implementing QCA logic circuits with least hardware overhead. To overcome this goal, in addition to three-input majority gate, we have employed the five-input majority gate. In this approach, some functional logic circuits are implemented by configuration of five-input majority gate inputs.

As shown in [Figure 4](#fig4){ref-type="fig"}, *X*, *Y*, and *Z* are labeled as the main inputs and the control input is labeled as control line. In addition, one of these inputs has twice the effect of the other inputs on five-input majority gate. By setting control line to "1" logic value, the Boolean function *X* + *YZ* is obtained. Furthermore, logical function *X*(*Y* + *Z*) can be achieved by changing the value of the control line to "0."

By using the five-input majority function ([2](#EEq2){ref-type="disp-formula"}), we get the following equations: $$\begin{matrix}
{M5\left( {Y,X,X,Z,0} \right) = YX + YXZ + YXZ + XZ = X\left( {Y + Z} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{M5\left( {Y,X,X,Z,1} \right) = YX + YXZ + YX + YX + YX + YZ} \\
{\quad + XZ + X + XZ + XZ = X + YZ.} \\
\end{matrix}$$ It is worth mentioning that these functions need only one five-input majority gate for implementation. However, these functions are designed with two three-input majority gates in the conventional method.

From the achieved equations, we can conclude that most of the combinational and sequential circuits can be constructed by assigning proper functions or fixed values to their parameters. The next section provides implementation steps of multiplexer and Exclusive-or circuits based on this method.

3.1. Multiplexer Design {#sec3.1}
-----------------------

As noted above, a feasible design for 2-to-1 multiplexer can be obtained by utilizing the proposed novel method. According to the 2-to-1 multiplexer function, the inputs of logical function *X* + *YZ* should be changed as in [Figure 5(a)](#fig5){ref-type="fig"}.

The logic function *B* · *S* should be fed to input *X* and also the inputs *A* and $\overset{¯}{S}$ should be fed to the inputs *Y* and *Z*, respectively. For implementation of logical function *BS*, a three-input majority gate has been used. It is to be noted that only two majority gates and one inverter gate are used for implementing this structure.

By applying this method, the equation of 2-to-1 multiplexer is defined as follows: $$\begin{matrix}
{M5\left( {A,M3\left( {B,0,S} \right),M3\left( {B,0,S} \right),\overset{¯}{S},1} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{M5\left( {A,BS,BS,\overset{¯}{S},1} \right) = A\overset{¯}{S} + BS.} \\
\end{matrix}$$ To clarify the correct functionality of the proposed design in detail, the truth table of proposed circuit is shown in [Table 1](#tab1){ref-type="table"} with three output columns. The first column presents eight possible combinations of three input cells (*S*, *A*, and *B*). The second column demonstrates the output of three-input majority gate which produces the logical function *B* · *S*. The summation of five-input majority gate inputs is shown in the third column and the last column illustrates the main output of the proposed 2-to-1 multiplexer circuit.

As it is obvious in [Figure 5(b)](#fig5){ref-type="fig"}, the latency of proposed multiplexer is 0.75 clock cycle, so this design is the fastest in comparison to previous mentioned designs.

3.2. Exclusive-or Design {#sec3.2}
------------------------

In this section, we propose our new high speed and single layer two-input XOR gate using the *X* + *YZ* equation mentioned above. The applied equation which is achieved using the majority gate functions is shown in ([9](#EEq9){ref-type="disp-formula"}). As illustrated in [Figure 6(a)](#fig6){ref-type="fig"}, the output of three-input majority gate ($\overset{¯}{A}B$) with twice the effect and inverse of *B* signal and *A* signal are assigned to the five-input majority gate in the similar clocking zone. Consequently, the Exclusive-or of *A* and *B* signals is produced in the next clocking zone. Considering the similar procedure, we get the equation of two-input XOR gate as follows: $$\begin{matrix}
{M5\left( {A,M3\left( {\overset{¯}{A},0,B} \right),M3\left( {\overset{¯}{A},0,B} \right),\overset{¯}{B},1} \right),} \\
\end{matrix}$$ $$\begin{matrix}
{M5\left( {A,\overset{¯}{A}B,\overset{¯}{A}B,\overset{¯}{B},1} \right) = \overset{¯}{A}B + A\overset{¯}{B}.} \\
\end{matrix}$$ The propagation delay of the presented two-input XOR gate is 0.75 clock cycle with huge reduction in cell counts and area occupation. The significant contribution of this design is implemented in signal layer without using rotated cells in comparison to previous designs. This structure can be expanded to the larger scale by cascading several two-input XOR gates. As example, the schematic of four-input XOR gate and its QCA implementation are shown in [Figure 7](#fig7){ref-type="fig"}.

4. Simulation Results {#sec4}
=====================

QCADesigner is a well-known simulation tool generally expanded for evaluating QCA logic circuits; this tool has two different simulation engines which are called bistable approximation and coherence vector. The bistable approximation engine calculates state of a single cell using a time-independent approach with kink energy formula that calculates cost of two cells having opposite polarizations, so simulation time in this engine is reduced. The coherence vector model considers the time-dependent state of a cell in interaction with the other cells through the same kink energy formula \[[@B23]--[@B27]\].

In QCADesigner software, each single cell (standard, rotated) can act in four modes (input, output, fixed, and normal) which is shown in [Figure 8](#fig8){ref-type="fig"}.

In this section, correct functionality of the proposed structures is authenticated using QCADesigner tool version 2.0.3 \[[@B23]\]. Each one of the circuits is examined under both simulation engines (bistable approximation and coherence vector) and similar outcomes are achieved. Tables [2](#tab2){ref-type="table"} and [3](#tab3){ref-type="table"} illustrate the applied parameters in bistable approximation and coherence vector simulation engines, respectively.

The analysis of output waveforms verifies the accuracy and efficiency of presented designs in comparison to state-of-the-art designs. The simulation results of proposed 2-to-1 multiplexer and 4-to-1 multiplexer are illustrated in Figures [9(a)](#fig9){ref-type="fig"} and [9(b)](#fig9){ref-type="fig"}, respectively. As is clear in [Figure 9(a)](#fig9){ref-type="fig"}, the first meaningful output appears in 0.75 clock cycle.

In Figures [10(a)](#fig10){ref-type="fig"} and [10(b)](#fig10){ref-type="fig"}, simulation results of two-input and four-input Exclusive-or circuits are authenticated. Latency of the two-input and four-input XOR gates is 0.75 and 2.75 clock cycle, respectively.

[Table 4](#tab4){ref-type="table"} comprises the previous works in 2-to-1 and 4-to-1 multiplexer\'s designs with the proposed multiplexers in terms of hardware requirement and latency.

According to [Table 5](#tab5){ref-type="table"}, it can be concluded that this proposed design results in significant improvements in gate count, area, cell count, and latency. The comparison results of Exclusive-or circuits are illustrated in [Table 6](#tab6){ref-type="table"}. Based on the obtained results, it can be concluded that employing the proposed approach in QCA circuits leads to a considerable optimization in cell count, occupation area, and propagation delay.

5. Conclusion {#sec5}
=============

In this paper, the new approach to implementation of QCA-based circuit was introduced. This method is based on the new configuration of five-input majority gate that led to achieve significant Boolean function such as *X* + *Y* · *Z*. It is expected that the novel method presented in this paper will produce efficient QCA-based logical circuits such as multiplexer and Exclusive-or. These proposed circuits surpass previous designs in terms of gate count, area, cell count, and latency. Furthermore, the great advantage of the presented approach is that it leads to implementation of these structures in single layer without any cross-over wiring.
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###### 

Truth table of functionality of proposed circuit.

  ----- ----- ----- ----------------- ---------------------- -----
  *S*   *A*   *B*   *X* = *S* · *B*   2*X* + *Y* + *Z* + 1   OUT
                                                             
  0     0     0     0                 2                      0
  0     0     1     0                 2                      0
  0     1     0     0                 3                      1
  0     1     1     0                 3                      1
  1     0     0     0                 1                      0
  1     0     1     1                 3                      1
  1     1     0     0                 2                      0
  1     1     1     1                 4                      1
  ----- ----- ----- ----------------- ---------------------- -----

###### 

Bistable approximation parameters model.

  Parameter                       Value
  ------------------------------- ---------------------
  Cell size                       18 nm
  Number of samples               50000
  Convergence tolerance           0.001000
  Radius of effect                65.000000 nm
  Relative permittivity           12.900000
  Clock low                       3.800000*e* − 023 J
  Clock high                      9.800000*e* − 022 J
  Clock shift                     0
  Clock amplitude factor          2.000000
  Layer separation                11.500000
  Maximum iterations per sample   100

###### 

Coherence vector parameters model.

  Parameter                Value
  ------------------------ ---------------------
  Temperature              1.000000 K
  Relaxation time          4.1356675*e* − 14 s
  Time step                1.000000*e* − 016 s
  Total simulation time    7.000000*e* − 011 s
  Clock high               9.800000*e* − 022 J
  Clock low                3.800000*e* − 023 J
  Clock shift              0.000000*e* + 000
  Clock amplitude factor   2.000000
  Radius of effect         80.000000 nm
  Relative permittivity    12.900000
  Layer separation         11.500000 nm

###### 

Comparison results of the presented multiplexers.

  ----------------------------------------------------------------------------------------------------------------------------------------
                      Circuit      Gate count\                  Area (*μ*m^2^)   Cell count   Latency\                   Cross-over type
                                   (majority gate + inverter)                                 (clock)                    
  ------------------- ------------ ---------------------------- ---------------- ------------ -------------------------- -----------------
  2 : 1 multiplexer   \[[@B12]\]   4                            0.08             46           1                          Multilayer

  \[[@B13]\]          4            0.06                         36               1            Multilayer                 

  \[[@B17]\]          3            0.07                         54               1            Coplanar                   

  \[[@B18]\]          3            0.09                         60               1            Coplanar (rotated cells)   

  \[[@B19]\]          3            0.07                         56               1            Coplanar                   

  \[[@B20]\]          4            0.05                         38               1            Not required               

  \[[@B24]\]          5            0.02                         23               3/4          Not required               

  The proposed        3            0.03                         23               3/4          Not required               

                                                                                                                         

  4 : 1 multiplexer   \[[@B14]\]   15                           0.25             246          1 + 1/4                    Multilayer

  \[[@B15]\]          18           0.25                         124              2            Not Required               

  \[[@B16]\]          11           0.15                         154              1            Multilayer                 

  \[[@B17]\]          9            0.24                         159              2 + 1/4      Coplanar                   

  \[[@B18]\]          9            0.72                         456              2 + 3/4      Coplanar                   

  \[[@B19]\]          11           0.25                         215              1 + 1/2      Coplanar                   

  \[[@B25]\]          14           0.08                         73               1            Coplanar                   

  The proposed        9            0.11                         82               1 + 3/4      Not required               
  ----------------------------------------------------------------------------------------------------------------------------------------

###### 

The proposed multiplexer improvements in comparison to other previous designs.

  -------------------------------------------------------------------------------------------
  Improvement         Circuit      Gate count\                  Area   Cell count   Latency
                                   (majority gate + inverter)                       
  ------------------- ------------ ---------------------------- ------ ------------ ---------
  2 : 1 multiplexer   \[[@B12]\]   25%                          62%    50%          25%

  \[[@B13]\]          25%          50%                          36%    25%          

  \[[@B17]\]          0%           57%                          57%    25%          

  \[[@B18]\]          0%           66%                          61%    25%          

  \[[@B19]\]          0%           57%                          59%    25%          

  \[[@B20]\]          25%          40%                          39%    25%          

  \[[@B24]\]          40%          −50%                         0%     0%           

                                                                                    

  4 : 1 multiplexer   \[[@B14]\]   40%                          56%    66%          −28%

  \[[@B15]\]          50%          56%                          33%    12%          

  \[[@B16]\]          18%          26%                          46%    −42%         

  \[[@B17]\]          0%           54%                          48%    22%          

  \[[@B18]\]          0%           84%                          82%    36%          

  \[[@B19]\]          18%          56%                          61%    −16%         

  \[[@B25]\]          35%          −37%                         −12%   −75%         
  -------------------------------------------------------------------------------------------

###### 

Comparison results of presented Exclusive-or designs.

  -----------------------------------------------------------------------------------------------------
  Circuit              Gate count   Area (*μ*m^2^)   Cell count   Latency\   Cross-over type
                                                                  (Clock)    
  -------------------- ------------ ---------------- ------------ ---------- --------------------------
  XOR 2 \[[@B21]\]     5            0.09             60           1.5        Coplanar (rotated cells)

  XOR 2 \[[@B22]\]     5            0.08             54           1.5        Coplanar (rotated cells)

  The proposed XOR 2   4            0.03             29           0.75       Not required

  The proposed XOR 4   12           0.19             106          1.75       Not required

  The proposed XOR 8   28           0.60             269          2.75       Not required
  -----------------------------------------------------------------------------------------------------
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